I was hoping that someone would have the means and
inclination to measure the delay between the 6507 Phase0 and
Phase2 clocks. This delay time seems to have been omitted
from the 650x family of data sheets. Since the 6502 has the
same clock generator as the 6507, maybe someone could
measure it on a Kim-1 or other single board system and post
the results.
Thanks,
C. Bond
P.S. I'm simulating a TIA and need the nominal delay to
check boundary conditions between the CPU Phase2, which
strobes latches, and the divide-by-four clock, which runs
the TIA circuits.
--
Democracy: The triumph of popularity over principle.
--
http://www.crbond.com
Archives (includes files) at http://www.biglist.com/lists/stella/archives/
Unsub & more at http://stella.biglist.com
