According to the docs I have, the time lag (delay) between
the CPU phase 0 clock, generated by the TIA, and the CPU
phase 2 clock, generated by the 6507, may be as much as
150nsec. This seems excessive. Has anyone ever measured the
difference? I would appreciate any input from someone with
other information or the ability to 'scope the hardware.
Thanks,
C. Bond
--
Democracy: The triumph of popularity over principle.
--
http://www.crbond.com
Archives (includes files) at http://www.biglist.com/lists/stella/archives/
Unsub & more at http://stella.biglist.com
