Subject: Re: [stella] FE, 3F, Bankswitching, and Data lines From: Maximiliam Luppe <maxluppe@xxxxxxxxxxxx> Date: Mon, 23 Dec 2002 15:08:30 -0200 |
Quoting mickey_m@xxxxxxxxx: > I am using the Xilinx webpack software. The normal simulation is exactly as > I am using Altera MAX+plus II BASELINE and Quartus Web Edition. I got a delay line implementing a chain of LCELLs (see attached file) in MAX+plus II. Max ------------------------------------------------- Mensagem enviada através do WebMail IFSC: ultra3000.if.sc.usp.br ~
Attachment:
example.zip
Description: Zip compressed data
Current Thread |
---|
|
<- Previous | Index | Next -> |
---|---|---|
Re: [stella] FE, 3F, Bankswitching,, mickey_m | Thread | [stella] Tree Hugger update, Billy Eno |
Re: [stella] Space Treat new versio, Joe Grand | Date | Re: [stella] superchip ram, Kroko |
Month |